

Patent No.: INF 910391

COPY OF PAPERS  
ORIGINALLY FILED

2818  
**OK to Enter**

I hereby certify that this correspondence is being deposited with the United States Postal Service with sufficient postage as First Class Mail in an envelope addressed to the Assistant Commissioner for Patents, Washington, D.C. 20231, on the date indicated below.

By: 

Date: July 1, 2002

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Applicant : Peter Pöchmüller  
Applic. No. : 09/718,937  
Filed : November 22, 2000  
Title : Integrated Memory Having Memory Cells and Reference Cells  
Examiner : Thong Q Le - Art Unit: 2818  
Date of Notice of Allowance: March 29, 2002

618  
#13 I.D.S.  
RECEIVED  
JUL 11 2002  
TECHNOLOGY CENTER 2800

INFORMATION DISCLOSURE STATEMENT

Hon. Commissioner of Patents and Trademarks,  
Washington, D.C. 20231

Sir:

In accordance with 37 C.F.R. 1.98 copies of the following patents and/or publications are submitted herewith:

United States Patent No. 5,844,832 (Kim), dated December 1, 1998;

German Published, Non-Prosecuted Patent Application DE 42 26 070 A1 (Nakayama et al.), dated June 9, 1993, semiconductor memory device having a redundancy circuit and testing method for checking whether or not the redundancy circuit is used.

If no translation of pertinent portions of any foreign language patents or publications mentioned above is included with the aforementioned copies of those applications, patents and/or publications, it is because no existing translation is readily available to the applicant.

**OK to Enter**

03-02

It is believed that the enclosed prior art is less pertinent than the prior art previously submitted and cited by the Examiner. Kindly place the references in the Patent Office file wrapper.

Respectfully submitted,

  
\_\_\_\_\_  
For Applicant

Date: July 1, 2002

Lerner And Greenberg, P.A.  
Post Office Box 2480  
Hollywood, FL 33022-2480  
Tel: (954) 925-1100  
Fax: (954) 925-1101

RALPH E. LOCHER  
REG. NO. 41,947

/bmb

**OK to Enter**